The key principles of the Application-Specific Processor Design (ASPD) methodology include: a semi-custom compilation-driven design/implementation approach, the exploitation of fine-grained parallelism for high performance. and the adaptation of datapath topology to the data transfers required by the application.
INTRODUCTION

Motivation
This paper presents an automated approach, called architecture sy&esis, to design application-specific processors (ASP) that are performance efficient and cost effective. Applications of interest include problem-specific algorithms in scientific and engineering computation, and mission-oriented/embedded signal and image processing systems. Architecture synthesis can be viewed as a specialized form of high-level digital system synthesis [l] , and attempts to integrate and leverage recent research results from other research areas, namely application-specific integrated circuit (ASIC) CAD, fine-grain parallel architectures, and optimizing microcode compilers. High-Level Synthesis tools are concerned with the task of transforming the algorithmic behavioral speciftcation of the system to the primitives of structural representation. Surveys of previous work can be found in [l] .
Most existing synthesis approaches perform scheduling optimization only within basic block boundaries. Scheduling optimization dictates performance, because it determines the number of clock cycles required for the execution of the application code. Scheduling optimization limited to basic blocks is not capable of achieving highperformance through exploitation of parallelism due to the limited paraIlelism in basic blocks.
Our Architecture Synthesis Approach
The proposed approach addresses the architecture synthesis problem by exploiting recent advances in compilation techniques that go beyond basic blocks and leveraging the latest VLSIC technology.
Attributes which characterize our approach are as follows:
Targeted Application 1. Our effort focuses on synthesis of special-purpose processors for specialized application areas, namely scientific and engineering computations and mission-oriented signalprocessing systems. General purpose functionality is sacrificed for performance and efficiency. 2. These applications frequently require very high numerical computation and memory bandwidths, e.g. multiple hundreds of MFLOPS and comparable I/O rates. The targeted performance range is beyond that of most single off-the-shelf general-purpose processors.
Design Style 1. The behavioral description, i.e. input to the synthesis process, is the actual application source code written Yin a conventional HLL such as Fortran or C. The description serves as the architecture specification. 2. Latest powerful VLSI chips are assumed as the primitive building blocks for design implementation. Examples include 32-bit integer processors, 64-bit floating-point processors, multi-ported register files, and 32-bit complex address generators. Using these large building blocks alleviates some of the optimization complexity and produces realistic designs. 3. The approach addresses the design of complete processors including datapath, control path, and data memory. Advanced techniques to perform paraliel memory access from a multibanked memory subsystem are crucial in achieving high memory bandwidth and in turn high computation rate.
Design Optimization 1. The eventual performance of the ASP in executing the application code is the primary goal of the synthesis task. The secondary consideration is the efficient utilization of hardware resources. 2. Advanced microcode compilation techniques that go beyond basic block boundaries are employed to achieve high performance via exploitation of fine-grain parallelism. The scheduling algorithms are rigorous and automated. 3. The optimized code produced by the compiler serves as the optimized specification. Second level optimization is performed, without using arbitrary and ad-hoc metrics, to ensure efficient utilization of hardware resources.
ARCHITECTURE SYNTHESIS
This section documents an experimental project, called the White Dwarf [2] , which explores the feasibility of the architecture synthesis approach. The results and expetienc,es from this project served as the basis of and the model for the architecture synthesis method presented herein, called Application-Specific Processor Design (ASPD). This method has been developed based on the White Dwarf experience and is introduced in this section.
White Dwarf Experiment
The White Dwarf ASP is a multiple board, single user coprocessor for a SUN 3/16OC workstation. It is designed, using the architecture synthesis approach, to acoelerate a particular finite element analysis application [3] which performs two diien- This model facilitates exploitation of fine-grain parallelism for a wide range of applications, and is supported by powerful compilation techniques. The experiment has also demonstrated the value of multiple memories and busses and the use of code analysis to distribute data among memories. With parallel architectures, the ability to supply operands to and retrieve results from the processor is crucial.
Application-Specific Processor Design (ASPD)
Based on the White Dwarf experience, an specific architecture synthesis method, called Application-Specific Processor Design (ASPD). has been developed. A semicustom framework is used to reduce the complexity and effort of the &sign task. his is analogous to and can be viewed as an architecture-level extension of the semi-custom design of ASICs. This framework is characterized by: (1) the use of an architecture model and simplified design rules to constrain the design style and reduce the design task complexity; (2) the use of predesigned and well-characterized large-grain building blocks as primitives; and (3) the extensive use of sophisticated software tools to perform design customization and optimization. The ASPD method achieves high performance by extracting and exploiting fine-grain parallelism, beyond basic-block boundaries, in the application code and implementing the necessary hardware resources to support its execution. The overall ASPD method is illustrated in Figure 1 and involves the following three key components:
1. Architecture Template: The architecture template implements the semi-custom design framework, defines a scalable architecture model, and is used to constrain the design style. The range of scalability of the template constitutes the entire design space. The template can be scaled via the imposition of various resource constraints.
2. Specification Optimization: The first of two optimization phases, specification optimization has as its objective the maximization of application code performance. It employs a powerful retargetable microcode compiler to translate the application source code into highly optimized object code containing much fine-grain parallelism.
The optimized code serves as the optimized specification of the ASP architecture.
3. Implementation Optimization: The aim of this second optimization phase is to achieve efftciency, or high utilization of hardware resources. The direct mapping of the optimized specification into hardware produces a canonical implementation. This canonical implementation is then pruned, via hardware allocation algorithms, to produce the optimized efficient implementation. The architecture template is further elucidated in this subsection; specification optimization and impIementation optimization techniques are presented and illustrated in subsequent sections. The architecture template can be viewed as a highly scalable processor architecture that can bc customized according to the specific requirements of the application code. The emphasis of the customization process is to achieve performance with efficient use of hardware. The chosen architectural template, called the Wide Instruction Word (WIW) architecture, is a scalable VLIW-like [5] architecture with conditional execution of operations 161. The WIW architecture, illustrated in Figure 2 , is characterized by the following attributes: 1. Single instruction stream with application software implemented directly in microcode. 2. N functional units and M memory banks supported by a global register file, and all controlled by a wide microinstruction. 3. Conditional execution is supported by the functional units; explicit conditional branching is carried out by the sequencer. The actual values for N and M are scaled based on the requirements of the optimized application code. For efficiency it is possible to decompose the global register file into multiple distributed register fiies with sparse interconnection.
The scaling constitutes the task of the two optimization phases. The. WIW architecture is an effective template for specialized scientific processors because it effectively achieves performance by exploiting parallelism, as exemplified by the success of VLIW machines for scientific computation [4] , and because of its flexibility for customization.
Furthermore, it exploits fine-grain parallelism at The WIW architecture template serves as a virtual and scalable target architecture during, Possibly repeated, application code compilation for specification optimization. This template is scaled by constraining the resources. During implementation optimization the scaled architecture is used as a framework to perform actual hardware allocation. Optimization is performed during this phase to ensure efficient hardware implementation of the scaled architecture.
SPECIFICATION OPTIMIZATION
The specification optimization phase is responsible for achieving performance optimization in the ASPD method. It takes as input the application program, in C or FORTRAN, and produces highly optimized (in terms of extracted parallelism) horizontal microcode, which serves as the optimized architecture specification. The primary workhorse in this phase is a highly retargetable optimizing microcode compiler. The powerful compilation techniques employed in this compiler are introduced in this section along with the overall structure and usage of the compiler.
In&a-iteration Techniques
In this work, an enhanced version of Percolation Scheduling [fl is used to extract and enhance line-grain parallelism. Percolation scheduling is a code parallelization technique that evolved from experience with trace scheduling [4] . It is composed of a set of semantic-preserving transformations that convert an original program graph into a more parallel one, globally rearranging the code in order to extract parallelism. The core transformations regulate the conditions under which operations may be moved between microinstructions by the compiler. By repeatedly applying these transformations, it is possible to move, or percolate, operations to preceding instructions, and achieve more parallel code. Percolation scheduling is not restricted to optimizing one execution path at the possible expense of others, as in tzace scheduling. Operations belonging to distinct execution paths are treated uniformly, and the effects of parallelization can benefit multiple execution paths. Thii feature is particularly useful for branch-intensive applications. Ten-fold performance improvements for a 16-ALU VLIW have been obtaine:d 161. In ASPD the main concern is not only absolute performance, but also efficient hardware usage. Force-directed scheduling [8] is a technique which attempts to achieve uniform use of resources and has produced good results in practice. As initially proposed force-directed scheduling applies on:ly to straight-line code. Nicolau and Ebcioglu [7] extended percolation scheduling to handle target architectures with constrained resources by defining the notion of unifible-ops.
For each instruction n, uni@ble-ops(n) is the set of operations in the program that could be moved to n without requiring other operations to move first. A choice function assigns priorities to the different operations, and is used to decide which operations in unifiable-pps are actually moved in the presence of limited resources. This approach provides a separation of concerns: the computation of unifuble-ops is algorithmic and rigorous, and the percolation scheduling transformations that perform the motion are semanticpreserving and provably correct. Because the problem of optimal code scheduling with constrained resources is NP-complete, a simple choice function is necessarily sub-optimal [7] . This work uses force-directed scheduling [8] as the choice function for percolation scheduling. Unifiable-ops provides information about where each operation could be scheduled (across basic block boundaries), and the force-directed heuristic is used to select where each operation should go. This approach effectively extends the applicability of force-directed scheduling beyond straight-line code.
Inter-iteration Techniques
Pipeline scheduling techniques perform software pipelining of loop iterations by generating code that executes concurrently operations which belong to distinct iterations of the loop. Enhanced pipeline scheduling [6] performs software pipelining even in the presence of conditional statements in the loop body. Furthermore, the generated schedule takes advantage of having gaps between operations of the same iteration, and has variable. datadependent iteration issue rates. Preliminary results indicate that these techniques are a key factor to achieving 'high-performance in the processors generated by ASPD. ASPD adopts enhanced pipeline scheduling with incorporation of run-time disambiguation [9] .
Run-time disambiguation is used when the memory disambiguation mechanism [9] does not have enough information about memory accesses and hence parallebzation is prevented. The approach is to generate distinct versions of the code, one assuming that memory references do not interfere, and another assuming data dependency. A run-tie check is added to determine which version is correct. Run-time disambiguation is able to achieve significant speedup, and alleviate memory access bottlenecks. Furthermore, the use of run-time disambiguation allows pipelining in cases where conservative assumption of data dependency would entaii serial execution. This technique is the key to achieving pipelined implementations of instruction set processors (see Section 6) with pre-fetching.
Parallel Memory Access
The communication bandwidth between the CPU and the memory is a key factor in determining the overall performance of a computer system and may be a serious bottleneck which can be Paper 33.1alleviated by the use of caches and memory interleaving techniques.
Horizontally microcoded engines and VLlW computers [S] require even more memory bandwidth. Each wide microinstruction specifies several ALU operations and memory accesses that are executed concurrently. This fact, along with the relationship between the memory addresses referenced in the same instruction, may be exploited to achieve higher memory bandwidth by appropriately allocating data over multiple memory banks. A multi-banked memory organization with M memory banks can achieve a factor of M in bandwidth increase, provided that concurrent accesses are always made to data located in different memory banks.
The work reported in [lo] . developed for ASPD. presents a technique to allocate arrays of data into multiple memory banks to allow concurrent memory access for a class of access patterns. using a data organization called Modulated Skewed Distribution (MSD). The MSD technique has been applied to the inner loop of the Fm example of Section 5 resulting in considerable improvement in performance. For those applications not amenable to MSD a memory controller is assumed. The controller is able to stretch the clock cycle of the processor to allow multiple accesses to one memory bank.
Retargetable Optimizing Compiler
A retsrgetable microcode compiler has been developed. It is capable of generating code for a spectrum of specialized target architectures within the range of the WIW architecture template. and implements the foregoing powerful h&a-iteration and interiteration optimization techniques. The retargetable compiler is divided in two parts: a front-end compiler which generates code for an abstract RISC-like uniprocessor architecture, and a psrallelizing scheduler which rearranges the operations of the RISClike code for execution on the target WIW architecture. During the specification optimization phase, the retargetable compiler is fist invoked on the input application code using the WIW architecture template, without any resource consfraints, as the target architecture. The resultant parallelized code serves as the initial optimized specification for the ASP architecture. 'The number of functional units and memory banks needed me determined by the resource requirements of this parallelized code. If the resources required are too impractical to implement or too inefficient in their utilization, the compilation is repeated with resource constraints imposed. This process of repeated compilation with gradual imposition of resource constraints leads to the final optimized specification. Figure 3 illustrates the feasible design points for a linear-phase B-spline filter [l l] loop, based on repeated compilation varying resource constraints. This entire experiment required 47.5 CPU seconds on a DecStation 3100.
IMPLEMENTATION OPTIMIZATION
The specification optimization phase produces highly pamllelized application code which in turn serves as the optimized, in terms of code performance. specification for the ASP architecture. The number of functional units and the number of memory banks needed to support the parallelized code execution are specified. However, the straightforward mapping of this specification to hardware may not produce the most efficient implementation. The implementation optimization phase employs algorithms to efficiently allocate hardware resources to support the execution of the optimized application code without impairing code performance.
Data Section Design
The architecture template used during specification optimization assumes a global register file. Direct implementation of a global register file in hardware may be too costly or too inefficient. During the impIementation optimization phase, the actual register utilization in the optimized microcode is analyzed lo produce a more efficient implementation involving multiple distributed register files.
The framework for implementing the data section is a multiplebus organization ss illustrated in Figure 4 which is similar to the one proposed in [12] . The problem of implementation optimization involves finding the appropriate number of distributed register files and their co~ections to the ftmctiond units. The execution of a microinstruction proceeds through three phases: read input values from register files, execute the operations, and write the results back into the register files. Each register file is associated with a bus (Figure 4 ). Each functional unit input can connect to a subset of the multiple busses. The result of an operation is written into the appropriate register tile by enabling the appropriate tri-state buffer. The output of a functional unit may also be routed to several register files. Part of the process of implementation optimization is defining the specific connections that exist to/from each bus.
The task of data section optimization consists of allocating variables into the register files, and assigning operations to functional units. This allocation de&es the required connections between the register files and functional units to the busses. Minimizing the number of register files is desirable in order to reduce the number of busses needed and the interconnection cost. Ideally, each functional unit should access a minimum number of distinct busses and register files.
Register Files Allocation
Register files allocation is performed by grouping variables into register files followed by miniiig the number of registers in each register file. Grouping of variables into register files is done using a graph-coloring algorithm, based on the one by Haroun [ 121. A graph G is constructed having two vertices, called the read-vertex and the write-vertex. corresponding to each microinstruction Mi in the optimized specification. There is an edge labeled v between write-vertex MIW and read-vertex MzR for each variable v whose value is defined by instruction M, and used by instruction M, F&e coloring of graph G is then used to group the variables into register files. The minimum number of colors should be used. In the resulting implementation, each color corresponds to a register file and its associated bus. For every pair of variables &y), if both x and y are either read or written by the same instruction, then the edges labeled x and y will have a vertex in common and therefore receive distinct colors. Therefore, these variables are allocated into different register files, thus allowing parallel access. Obviously, graph G is bipartite since each edge is between a read-vertex and a write-vertex. Minimum edge coloring of bipartite graphs may be done efficiently in N log N time.
It is possible to have several edges of a write-vertex labeled with the same variable v. This reflects the possibility of simultaneously writing multiple copies of the same value into different register files. This feature gives more flexibility in the scheduling of busses and register files. and allows the multiple single-ported register files to efficiently emulate the ideal multi-ported global register file at a much lower cost. However, the procedure as presented by [12] has some drawbacks: first, straightforward ap plication of this procedure will unnecessarily cause two copies of a value to be stored in two register files when the value is read by two different microinstructions. In [12] , this drawback is alleviated by changing the graph coloring procedure to ignore the interferences between two edges labeled with the same variable if they only have a write-vertex in common. It is not clear if the altered graph-coloring procedure still produces optimal results. Furthermore, the technique as presented by [ 121 is only useful for the case of straight line code. Assume, for example, that a given use of variable x is reached by two defmitions coming from distinct branches of an if-then-else statement. In the above formulation, each pair (definition, use) of x generates an edge in the graph, and the edges share the read-vertex, and thus are allocated into different register files. Consequently, when program execution reaches the use of X, it is not known which register file holds the proper value of x, which is dependent on past history of the execution of the program. A solution to these problems has been obtained and is documented in [13] . The two problems of definition reaching multiple uses and uses reached by multiple defmitions are solved in two steps. First, the original procedure is applied to a subgraph of G restricted to those variables whose uses are not reached by multiple definitions.
Step 2 uses a general vertex-coloring algorithm to allocate the remaining variables into register files, taking into account the allocation previously performed by the edge-coloring algorithm, in the form of pre-colored vertices. After values have been grouped into register files, the operations on those values are assigned to the appropriate functional units. This assignment must be done in such a way that minimizes the number of connections needed from the busses to functional unit inputs, and from functional unit outputs to the busses. After variables have been grouped into register tiles, minimization of the size of each register file can be performed using a graph-coloring heuris tic.
S FF'I' PROCESSOR EXAMPLE
This section illustrates the application of the ASPD method for the inner loop of the FFf algorithm. It also illustrates the MSD [IO] technique for parallel memory access. Enhancements to the memory organization to avoid loop unrolling are also introduced.
Specification Optimization
The FFT algorithm is composed of two phases: a bit-reversal transformation and a combining phase. The focus here is on the second phase, which is the time-consuming portion of the algorithm. The overall structure of the FFP algorithm is shown in Figure 5 . Let l=k+ j. In each innermost loop iteration, the array elements involved in the butterfly operation are v I 1 I and v I 1 + i I, where i is a power of two. Parallelized microcode for the innermost loop is presented in Figure 6 below. This code is generated during specification optimization by the retargetable optimizing microcode compiler for WIW architectures from a sequential description of the FFI innermost loop which contains 22 instructions. In Figure 6 , each instruction is preceded by a label of the form $n. Instruction 1 loads the array elements addressed by Ll and L2; Instructions 2 and 3 perform the complex multiplication by the twiddle factor. Instruction 4 performs the butterfly operation (2-point FIT), and Instruction 5 stores the new values of the array elements. Let B be the number of memory banks in the machine. The traditional techniques for memory interleaving lead to bank collisions on the memory reads in Instruction 2 as well as with memory writes in Instruction 5 whenever the value of i is a multiple of B. In these cases, Ll and l.2aretheaddressesofarrayelementsv[k+jI andv[k+j+i] .
which are located in the same memory bank because their addresses differ by i. Thus, even though the above innermost loop has only five instructions, collision in memory access by the memory fetch operations in Instruction 1, and by the store operations in Instruction 5, cause each loop iteration to take 7 cycles, assuming l-cycle memory accesses, instead of 5 cycles.
For this FFf code, the array size is a power of two. Usually for ease of hardware implementation the number of memory banks is also a power of two. In this case memory access collisions would always happen. Consequently, the memory accesses in the butterfly operation would be performed serially even though the data dependencies would allow the operations to be done in parallel. The MSD method [IO] is used to find a data organization that allows concurrent access to array elements (i,i+Ki) for all values of K, equal to 1. 2. 4. 8, . . . . n/2. This gives an improvement of about 30% in the performance for the loop. In this case MSD(13). based on results in [lo] , is one such organization. MSD(1,3) stores element i in bank i mod3. Element i+K, where K is a power of two, is stored in bank (i + K) mod 3. Because K is a power of two, K mod 3 is never zero, and thus elements i and i+K are stored in different memory banks.
If the memory bank of each memory reference operation is not known at compile time, concurrent memory awess requires an expensive interco~ection structure to route the data from the referenced memory bank to the appropde functional unit. With the MSD technique, it is possible to generate code such that the memory bank of each memory reference is known by unmlling the loop. An altemative solution is to keep track of the memory banks referenced in each iteration, and to enltance the switches connecting the memory busses and the register files. The enhanced switch takes the number of the desired memory bank as part of the switch controt This bank number is computed during execution. In Figure 6 . BR(Ll,BO)=Fl.r denotes: store register F1.r into location Ll, bank BO in the real memory banks. The switches that connect the register holding the memory address to the memory banks that are targets of the access are set up to perform this access conditionally on a bank number supplied as a control argument to the switch (see Figure 7) . A register provides the run-time computed bank number; in this case, register BO. Only the memory bank whose number matches the bank number selection register is activated by the switch. In the PFT example this requires the computation of the recurrences for (j+k)mod 3and (j+kti)mod 3intheinne1mosthp.The corresponding code is presented in Figure 6 . The operations to keep track of the memory bank number are executed in parallel with the loop iteration. 
ImpIementation
Optimization The techniques described in Section 4 are used to srrive at the final implementation of an ASP for PFT. Starting with the optimized specification in Figure 6 which requires N=5 and M=3 and a global register file, an edge coloring graph is built. Graphcoloring algorithms are used to allocate variables into the register files. Finally, allocation of operations to the functional units defies the interconnection structure. This results in the final design of Figure 7 .
To evaluate the quality of the final PPT ASP design, it is compared with the performance of the RISC processor and with the resource requirements of the smallest canonical WIW processor that is capable of executing the same code. Note that the FFT ASP design is capable of executing the optimized cede in Figure  6 . This code takes 5 cycles per iteration, whereas a RISC processor would require 22 cycles, therefore achieving a spcedup of about 4.4 (bank control is not needed for a serial RISC execution). This is the same speedup obtained by the canonical WIW architecture, i.e. direct implementation of the optimized specification without implementation optimization. However. a canonical WlW processor capable of executing that same code would require 5 ALUs. a 15ported global register file and a Zported global memory system. Conversely, the &sign in Figure 7 is built out of single-ported register files and memories. Furthermore, the interconnection between register files and functional units is much more sparse than the full connectivity in the canonical WIW processor. It is expected that cycle time for the FFT ASP design in Figure 7 would be shorter than the cycle time of a canonical WIW processor capable of executing the same code. Therefore, the FTT ASP achieves high performance as well as efficient utilization of the hardware resources.
RISC PROCESSOR EXAMPLE
Thii section illustrates the inter-iteration effects of the specification optimization techniques. In this example, the application code given as input to the ASPD system is a program which describes the interpretation of an instruction set. The resulting ASP is the design of an instruction set processor. The use of run-time disambiguation in the specification optimization allows the automated generation of a high-perf~rxnance naturally pipelined processor with instruction prefetching. Furthermore, the design is capable of achieving throughput of one instruction per cycle when dats dependencies allow.
The automated generation of prefetching and pipelining capabilities is demonstrated using the design of a simple RISC processor example. Figure 8 is a behavioral description of the RISC processor, which for purpose of illustration, has only two kinds of instructions: ALU operation and branch. After percolation scheduling is applied, the operations in the inner loop, corresponding to RISC instruction fetch and execute cycle, are divided into fcur microinstructions correspondiig to the phases of: instruction fetch, decode, execution. and store results. By applying software pipelining [6] , the result is a processor capable of executing a new RISC instruction every two cycles (assuming fast l-cycle memory). Software Pipelining is only able to start a new iteration, i.e. a new RISC instruction. concurrentIy with the third phase of instruction execution. This is due to the fact that there is a potential dependency between the microinstruction for execution, and the microinstruction for Instruction fetch, if a branch instruction is being executed by the processor. By employing extended pipeline scheduling with run-time disambiguation, a new iteration can be started conditionally at every cycle, because there are paths through the lcq where the new value of the Program counter is known (execution of RISC instructions other than branch); see Figure 9 . In Figure 9 , Ins&~-tions (1) to (4) represent when the RISC instruction execution pipeline is being fdled, and Instruction (5) represents the steadystate of concurrently executing 4 RISC instructions without data dependency. In Instruction (5). the results of RISC instruction i are being stored into the register file (RF 1 Dl =DST); RISC instruction i+i is being executed (LIST = ALU (OP , SRCl, SRC2)); the arguments of RISC instruction i+2 are being fetched from the register file (SRCl=RF [Sl] ; SRC2=RF [ S2 I); RISC instruction i+2 is being decoded (ccd=OP' >l>); and RISC instruction i+3 is beiig fetched from memory (Sl=Mem [PC] .sl, . . . ). with this technique, a pipelined RISC processor is generated naturally, based on the software pipelining of the original behavioral description of a RISC processor. The resultant design is capable of executing one RISC instruction per cycle when dependencies allow. Furthermore, the code for handling pipeline hazards is generated automatically. Additionally, this technique presents the interesting possibility of generating processors capable of executing more than one instruction per cycle. This may be done by unrolling the loop corresponding to the behavioral description of the RISC instruction fetch and execute cycle prior to input to the ASPD system.
Current Status
The first version of the retargetable optimizing microcode compiler has been implemented and is going through evaluation. The tools to support the entire ASPD architecture synthesis process. including specification optimization. implementation optimization and a graphics user interface. are near completion.
